

I PW

**PATENT** 

#### IN THE UNITED STATES PATENT OFFICE

In Re Patent Application of

First Named Inventor: Srinivasan, Varadarajan

Application No.: 10/613,891

Filed: 7/2/2003

For: METHOD AND APPARATUS FOR

CALCULATING PACKET DEPARTURE TIMES

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Examiner:

Art Unit: 2661

Confirmation 6901

No.

Certificate of Mailing or Transmission

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450 or facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below.

Susan E.\_Wall

Name of person mailing/transpatting corresp.

Signature Date

#### INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. 1.97

Sir:

Enclosed is an Information Disclosure Citation Form 1449/PTO together with a copy of each reference cited therein, excluding U.S. Patents and Published U.S. Patent Applications. It is respectfully requested that the cited references be considered and that the enclosed copy of the Form 1449/PTO be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant.

This Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of the appropriate paragraph):

(as muica	led by all A	to the left of the appropriate paragraph).
X	37 C.F.R. §	1.97(b).
	37 C.F.R. §	1.97(c). Authorization is hereby given to charge Deposit Account No. 501914 for
		the fee of \$180.00 under 37 C.F.R. §1.17(p) for the submission of this Information Disclosure Statement; or
		A statement pursuant to 37 C.F.R. §1.97(e) is attached hereto.

37 C.F.R. §1.97(d). Authorization is hereby given to charge Deposit Account No. 501914 for the fee of \$180.00 and a statement pursuant to 37 C.F.R. §1.97(e) is enclosed.

Pursuant to 37 C.F.R.1.97(h), the submission of this Information Disclosure Statement is not to be construed as an admission that the information cited in this statement is material to patentability.

The Commissioner is hereby authorized to charge any fee deficiency in connection with this submission to Deposit Account No. 501914.

Respectfully submitted,

Date 2 1 1006

William L. Paradice, Reg. No. 38,990

Tel. 408-236-6646



# NFORMATION DISCLOSURE TATEMENT BY APPLICANT

Page 1 of 5

Application No.	10/613,891
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2661
Examiner	
Atty. Docket No.	NLMI.P194

Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation
	Advanced Traffic Management for Multiservice ATM Networks, www.net.com, Pub. Dec. 15, 2000, (12/15/00), 22 pgs.	
	Agere Ads Additional PaloadPlus Processor to Product Line, Agere Press Release, November 29, 2000 (11/29/00), 3 pgs.	
	Architecture and Design of Function Specific Wire-Speed Routers for Optical Internetworking, published by Entridia Corp., December 6, 2000 (12/6/00), 60 pgs.	
	ATLAS I: A General-Purpose, Single-Chip ATM Switch with Credit-Based Flow Control, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. August 15-17, 1996, 11 pgs.	
	CSIX-L1:Common Switch Interface Specification-L1, published by CSIX, August 5, 2000(8/5/2000), 72 pgs.	

Examiner	Date	
Signature	Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 2 of 5

Application No.	10/613,891
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2661
Examiner	
Atty. Docket No.	NLMI.P194

Non Patent Literature Documents			
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation	
	Efficient Fair Queuing Using Deficit Round Robin, M Shreedhar, George Varghese, Pub. Date Unknown, 12 pgs.		
	genFlow CAN-2500gF OC48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date Unknown, 4 pgs.		
	genFlow OC-48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date unknown, 4 pgs.		
	Hierarchical Packet Fair Queueing Algorithms, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown, 14 pgs.		
	iFlow Networking using Smart Memory Technology, Silicon Access Networks, Pub. Oct. 2000, 10 pgs.		
	Implementation of ATLASI: a Single-Chip ATM Switch with Backpressure, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. August 13-15, 1998, 12 pgs.		
	Introduction to ATM Traffic Management, www.net.com, Pub. Dec. 15, 2000 (12/15/00), 15 pgs.		
	Network Processing New Concepts Using Smart Memory Technology, Silicon Access Networks, Publ. October 2000, 7 pgs.		
	Orologic's Traffi-Shaping Chip Set Handles ATM, IP, TechWeb.com, Nov. 30, 2000 (11/30/00), 2 pgs.		

Examiner	Date
Signature	Considered

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

### INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 3 of 5

Application No.	10/613,891
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2661
Examiner	
Atty. Docket No.	NLMI.P194

Non Patent Literature Documents		
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation
	PaceMaker 2.4 (formerly QoSCore, Orologic Press Release, Nov. 30, 2000 (11/30/00) 1 page	
	PaceMaker 2.4 OC-48 Traffic Management Engine, Vitesse Semiconductor Corp., Pub 2000, 2 pgs.	
	PayloadPlus Routing Switch Processor, Lucent Technologies, April 2000, 6 pgs.	
	PMC-Sierra's ATM Chip Set Provides the Traffic Management and Switch Fabric Core for Ericsson's AXD 301 ATM Switch, PMC-Sierra, Publ. December 12, 2000 (12/12/00), 10 Pgs.	
	Scalable Harware Earliest-Deadline-First Scheduler for ATM Switching Networks, 18th IEEE Reeal-Time Systems Symposium, Pub. 1997, 9 pgs.	
	Simulation Sutdy of Statistical Delays in an ATM Switch Using EDF Scheduling, Dept. of Computer Science, North Carolina State University, Pub. June 24, 1999 (6/24/99), 25 pgs.	
	Smart Memory Technology in the MAN, Silicon Access Networks, Pub. October 2000, 6 pgs	
	Smart Memory Technology Target Markets, Silicon Access Networks, Pub. October 2000, 5 pgs.	
	Start-time Queuing: A Scheduling Algorithm for Integrated Services Packet Switching Networks, Pawan Goyal, Harrick M. Vin and Haichen Cheng, Distributed Multimedia Computing Laboratory, Dept. Computer Sciences, University of Texas at Austin, Pub. 1996, 12 pgs.	

Examiner	Date	
Signature	Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

#### INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 4 of 5

Application No.	10/613,891
Filed	7/2/2003
First Inventor	Srinivasan, Varadarajan
Art Unit	2661
Examiner	
Atty. Docket No.	NLMI.P194

Non Patent Literature Documents		
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation
	Statistical Delay Bounds Oriented Packet Scheduling Algorithms in High Speed Networks, by Kai Zhu, North Carolina State University, Pub. 2000, 6 pgs.	
	Traffic Scheduling in Packet-Switched Networks: Analysis, Design and Implementation, university of California, Santa Cruz, Pub. June 1996 (6/1996), 107 pgs.	
·	Traffic Stream Processor MXT 4400, Conexant, Pub. Date Unknown, 5 pgs.	
	Vitesse Announces Industry's First OC-48c Traffic Management Engine, Vitesse Semiconductor Corp., Sept. 28, 2000 (9/28/00), 2 pgs.	
	Vitesse Announces Industry's First OC-48c Traffic Management Engine, Orologic Press Release, Nov. 30, 2000 (11/30/00) 2 pgs.	
	WAN Fast Intelligent Router, Silicon Access Netowrks, Pub. Oct. 23, 2000 (10/23/00) 4 pgs.	
	WF2Q: Worst-case Fair Weighted Fair Queueing, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown, 9 pgs.	
	What is a Network Processor?, Vitesse Semiconductor Corp., Pub Date Unknown, 4 pgs.	
	Wire Speed Quality of Service Over Ethernet, Switchcore, Pub. May 8, 2000 (5/8/00), 19 pgs.	

Examiner	Date	
Signature	Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Page 5 of 5

10/613,891	
7/2/2003	
Srinivasan, Varadarajan	
2661	
NLMI.P194	

Non Patent Literature Documents				
Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation			
ZettaCom Delivers In-Service System Scalability with Highly Integrated OC-192 Hybrid Switch Fabric, biz.yahoo.com, Pub Nov. 11, 2000 (11/29/00), 2 pgs.				
Zettacom: Hurry Up and Wait, www.lightreading.com, Pub. Nov. 29, 2000 (11/29/00), 2 pgs.				
	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published  ZettaCom Delivers In-Service System Scalability with Highly Integrated OC-192 Hybrid Switch Fabric, biz.yahoo.com, Pub Nov. 11, 2000 (11/29/00), 2 pgs.			

Examiner	Date	
Signature	Considered	

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.